Rochester Institute of Technology

RIT Scholar Works
Theses
11-2017

FDMA Enabled Phase-based Wireless Network-on-Chip using
Graphene-based THz-band Antennas
Deekshith Shenoy Manur
ds7194@rit.edu

Follow this and additional works at: https://scholarworks.rit.edu/theses

Recommended Citation
Shenoy Manur, Deekshith, "FDMA Enabled Phase-based Wireless Network-on-Chip using Graphene-based
THz-band Antennas" (2017). Thesis. Rochester Institute of Technology. Accessed from

This Thesis is brought to you for free and open access by RIT Scholar Works. It has been accepted for inclusion in
Theses by an authorized administrator of RIT Scholar Works. For more information, please contact
ritscholarworks@rit.edu.

FDMA Enabled Phase-based Wireless
Network-on-Chip using Graphene-based THz-band Antennas
By

Deekshith Shenoy Manur

A Thesis Submitted in Partial Fulfillment of the Requirements for the Degree of
Master of Science in Computer Engineering
Supervised by
Dr. Amlan Ganguly
Department of Computer Engineering
Kate Gleason College of Engineering
Rochester Institute of Technology
Rochester, NY
November 2017
Approved By:

_____________________________________________________________________________

Dr. Amlan Ganguly
Thesis Advisor – R.I.T. Dept. of Computer Engineering
_____________________________________________________________________________

Dr. Ivan Puchades
Thesis Committee Member – R.I.T. Dept. of Electrical and Microelectronic Engineering
_____________________________________________________________________________

Dr. Raymond Ptucha
Thesis Committee Member – R.I.T. Dept. of Computer Engineering

1

Dedication

I would like to dedicate this thesis to my parents Mr. Dinakar Shenoy and Mrs. Gowri
Shenoy who have supported me throughout my graduate school life. I would also like to dedicate
this thesis to my teachers and friends who have supported me in my academic endeavors.

i

Acknowledgements

I am using this opportunity to express my gratitude to everyone who supported me
throughout the completion of my thesis. Firstly, I would like to thank my advisor, Dr. Amlan
Ganguly for his consistent support, valuable suggestions and guidance. I am grateful to Dr.
Ganguly for the time he devoted in reviewing my work throughout the course of this work. I would
like to thank Abhishek Vashist, Sagar Saxena, Md Shahiar Shamim and Naseef Mansoor for their
help. I am also grateful to Dr. Sergi Abadal for his valuable suggestions.
I would like to thank Dr. Ivan Puchades and Dr. Raymond Ptucha for being a part of my
thesis committee. I would also like to thank all my research group members for their
encouragement and support. Finally, I would like to thank my family for their constant support
and love at every stage of my life.

ii

Abstract
The future growth in System-on-chip design is moving in the direction of multicore
systems. Design of efficient interconnects between cores are crucial for improving the performance
of a multicore processor. Such trends are seen due to the benefits the multicore systems provide in
terms of power reduction and scalability. Network-on-chips (NoC) are viewed as an emerging
solution in the design of interconnects in multicore systems. However, Traditional Network-onchip architectures are no longer able to satisfy the performance requirements due to long distance
communication over multi-hop wireline paths. Multi-hop communication leads to higher energy
consumption, increase in latency and reduction in bandwidth. Research in recent years has
explored emerging technologies such as 3D integration, photonic and radio frequency based
Network-on-chips. The use of wireless interconnects using mm-wave antennas are able to alleviate
the performance issues in a wireline interconnect system. However, to satisfy the increasing
demand for higher bandwidth and lower energy consumption, Wireless Network-on-Chip enabled
with high speed direct links operating in THz band between distant cores is desired. Recent
research has brought to light highly efficient graphene-based antennas operating in THz band.
These antennas can provide high data rate and are found to consume less power with low area
overheads.
In this thesis, an innovative approach using novel devices based on graphene structures is
proposed to provide a high-performance on-chip interconnection. This novel approach combines
the regular NoC structure with the proposed wireless infrastructure to exploit the performance
benefits. An architecture with wireless interfaces on every core is explored in this work.
Simultaneous multiple communications in a network can be achieved by adopting Frequency
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Division Multiple access (FDMA). However, in a system where all cores are equipped with a
wireless interface, FDMA requires more number of frequency bands. This becomes difficult to
achieve as the system scales and the number of cores increase. Therefore, a FDMA protocol along
with a 4-phased repetitive multi-band architecture is envisioned in this work. The phase-based
protocol allows multiple wireless links to be active at a time, the phase-based protocol along with
the FDMA protocol provides a reliable data transfer between cores with lesser number of
frequency bands. In this thesis, an architecture with a combination of FDMA and phase-based
protocol using point-to-point graphene-based wireless links is proposed. The proposed architecture
is also extended for a multichip system. With cycle accurate system-level simulations, it is shown
that the proposed architecture provides huge gains in performance and energy-efficiency in data
transfer both in NoC based multicore and multichip systems.
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Chapter 1

Introduction

While the computational demand for processors has been growing, increasing power
remains a major challenge for the processor designers. To match the growing computational
demand due to the computation-intensive applications, multicore systems are seen as an emerging
solution to the performance challenge in the uniprocessor design. Multicore systems design
involves integrating large number of processing cores on a single die. These processors execute
computations in parallel and communicate among themselves. The communication in a multicore
system is through global wires. Technology downscaling has been able to reduce the gate delay
significantly, however the global wires do not scale in length with the technology scaling. As per
the International Technology Roadmap for Semiconductors (ITRS), the number of processing
cores are expected to increase rapidly [1]. This will cause the length of the global wires to increase
as the distance between cores will be longer. This becomes a major bottle neck in the multicore
systems design as the delay due to global wires increases. This increase in delay affects the
performance of the system significantly as the latency and energy consumption becomes higher.

1.1.

Network-On-Chips
The non-scalability delay issues with global wires has compelled designers to explore

alternative approach. To integrate more IP blocks without compromising the scalability, on-chip
interconnection networks are studies seriously [2]. In recent years, Network-on-chip (NoC) has
emerged as one of the most viable solution to this problem. Network-on-chips enable designing a
scalable interconnection network in multicore systems [3]. In this approach, the communication
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and the computational function of the cores takes place separately. This provides a scalable plugand-play network for communication.
A simple NoC consists of an interconnection network where the computational, memory
cores communicate with each other through switches instead of global wires [3][4]. These logic
switches are used for data forwarding and they route the data across the network in hops.
Switching mechanisms decides the way the data is transmitted from switches. Switching
mechanism is crucial in determining the delay in routing the data. The data can be routed using
various switching mechanisms such as circuit switching, packet switching and wormhole
switching. Circuit switching requires dedicating a path for the transmission and this can starve
other cores waiting to transmit on the same path. This problem worsens as the number of core
increases. Packet switching eliminates the problem of path dedication as the data is divided into

Fig. 1. Typical Network-on-Chip architecture with Mesh topology [7]
2

packets. However, they require storing of these packets which costs in terms of area. Wormhole
switching is adopted in this thesis, the data packets are broken down into smaller flow control units
or flits. The size of these flits is chosen such that it can cover a single hop within a clock cycle.
The first flit is the header flit, it contains the routing information that are used to setup path from
source to destination. The body flits and tail flits follow the path of header flit towards destination.
This switching mechanism requires smaller buffers to store the flits as flits are smaller in size [8].
Although, wormhole switching overcomes the problem of packet switching due to area
overheads caused by storing packets, the path reservation by header flits may cause other switches
waiting for the same path to wait till the entire packet is transmitted. It can lead to deadlock if the
head flit is blocked as other flits will also be blocked [9]. Therefore, virtual channels are adopted
to avoid conflicts in transmission such as deadlock. Virtual channels have buffers to store the flits
till a path is available. Hence the combination of wormhole routing and virtual channel can help
avoid deadlock and improves throughput.
Topology defines the connection of the switches in the network. For a Network-on-chip,
topology is an important aspect as it has direct impact on the throughput, latency and energy
consumption. Different topologies have been explored previously, some of the common known
topologies are shown Mesh-based, Folded Torus, Fat-tree structure and Butterfly Fat-Tree
structure. Fig. 1 shows a traditional mesh based architecture with 9 cores where each core is
connected to its neighboring cores through switches using metal based interconnects [4]. A Folded
Torus architecture has its every node connected to its every alternate node in both horizontal and
vertical direction [6] as shown in Fig. 2. These traditional architectures with the help of planar
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Fig. 2. Folded Torus topology with 8 cores [6]

metal interconnects communicate in hops and take multiple hops to cover the distant cores. This
significantly affects the performance as multiple hops increases latency and power consumption.
Although the traditional architectures using planar metal interconnects have been seen as
a promising solution, the performance demands for the NoC are growing. Moreover, as the
technology downscales, the wire used to connect the cores become thinner and highly resistive.
The increase in resistance can pose challenges in terms of performance. The communication
between two distant cores is a concern as this causes high latency and power consumption. The
increase in power consumption can affect the thermal performance [11]. These effects can be
severe as the system scales causing reduced performance and reliability of the chip, hence there is
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a need to look beyond these metal interconnects. The use of wireless on-chip antennas to
communicate between distant cores can help improve the performance and is seen as an emerging
alternative to the planar metal interconnects.

1.2.

Wireless Network-On-Chip
Wireless Network-on-chips (WiNoC) are interconnects equipped with wireless links. The

wireless links are inserted to facilitate the communication between distant cores. WiNoC requires
miniaturized on-chip antennas, the technological innovation in this area has made it possible to
enable the CMOS compatible on-chip wireless devices to be integrated into the on-chip network.
Although, recent research has found WiNoC to bring significant performance gains for multicore
systems, they present their own challenges. Some of the critical challenges in designing WiNoC
include the use of low power on-chip wireless devices and the design of an efficient medium access
control. The on-chip antennas are an important component of the WiNoC and significant power
gains with low area overhead is desired.
The medium access control (MAC) is responsible to provide a contention-free
communication in the shared wireless channel. The MAC is important in ensuring the channel is
effectively utilized and the bandwidth is shared among the wireless interfaces. It is important to
have a simple design for the MAC as complex design comes with area and power costs. Some of
such simple designs such as Frequency Division Multiple Access (FDMA) and Time Division
Multiple Access (TDMA) are explored in [12]. FDMA requires design of multiple frequency
channels and needs transceiver design which can be challenging. Moreover, the need for
concurrent channels increases as the size of the system scale up and hence, these are not easily
scalable. Single frequency channels need to be shared among the wireless transceivers in order to
5

effectively utilize the bandwidth. Code Division Multiple Access (CDMA) has been studied in
[13] to enable sharing of the channel through multiple orthogonal code channels. However, such
designs need transceivers which add on to the power overhead. To lower the burden of the
transceiver power and provide fair sharing among the wireless interfaces(WI) a TDMA is widely
used in many recent WiNoC architectures [12][16].
In this work, a simple token-based Time divisional multiple access is used to evaluate a
fully connected wireless network, which is discussed in Chapter 3. In addition to this, a more
efficient and innovative way is proposed in an All wireless network where a combination of Time
division multiple access, space division multiple access and Frequency division multiple access is
adopted to enable separation in space and time along with multi-frequency wireless channels,
which is discussed in Chapter 4.

1.3. Wireless Interconnection Architecture for Multichip systems
As the size of multicore system increases, the yield is affected and reduced for large
multicore systems. Hence, smaller high yielding chips are integrated within a package while
retaining the functionality of a larger chip with higher yield and packaging advantages. Since, the
components are distributed in different chips, an inter-chip communication framework needs to be
developed. The inter-chip and intra-chip communication in such systems are designed separately
to reduce complexity of the design. These multichip systems are extensively used in servers and
datacenters with their bandwidth demands growing rapidly. To satisfy the growing bandwidth
demands the design of energy efficient high bandwidth multichip architecture has become critical.
The need to eliminate the physical wired connections between chips due to the increased latency
and energy has made it necessary to look for alternative solutions such as inter-chip wireless

6

interconnect solutions. Some of the emerging interconnect solutions such as inter-chip photonics
and vertically integrated monolithic 3D ICs are explored in earlier works [17]. However, these
emerging solutions have their limitations in terms of pitch scaling and high power density makes
it difficult to adopt in a large-scale environment.
In this work, an All wireless phase-based FDMA enabled topology adopted for a multicore
system is extended for a 4-chip system, discussed in chapter 4. These systems like multicore
architecture discussed in the earlier section use ultra-low power graphene-based antenna arrays
capable of communicating in THz band.

The use of graphene structures and an efficient

communication protocol improves the energy efficiency and bandwidth of the multichip system.

1.4. Thesis Contributions
•

Design of an efficient FDMA enabled All wireless phase-based architecture for intra-chip and
inter-chip communication where every core is equipped with a wireless interface.

•

Design of a fully connected network using token-based wireless communication protocol for
intra-chip communication.

•

Evaluation of feasibility of the use of THz communication using graphene enabled wireless
links in intra-chip and inter-chip system.

•

Evaluation of the proposed architectures by performing system-level simulations.

•

A comparative analysis of the proposed architecture with state-of-the-art wireline and wireless
communication.

7

1.5. Thesis Layout
Chapter 1. Introduction: Introduces to the Network-on-chip paradigm and interconnect
solutions in intra-chip and inter-chip systems.
Chapter 2. Background and Related Work: Discusses the trends in multicore and multichip
systems, their performance and limitations. The need for THz communications and innovative
architectures to improve performance of multicore and multichip systems.
Chapter 3. Design and Evaluation of a Fully Connected Wireless Network: Discusses the
proposed design of a fully connected wireless topology with token-based mechanism and
evaluate the design for intra-chip system. The topology is compared with the wireline mesh
architecture and the drawbacks of this architecture are discussed.
Chapter 4. Design and Evaluation of an All Wireless FDMA enabled phase-based
Network: Describes the proposed design of an All wireless topology with FDMA enabled
phase-based wireless protocol for intra-chip and inter-chip communication. The design is
evaluated and compared with their wired and wireless counterparts.
Chapter 5. Conclusion and Future Works: Summary of the thesis work and highlights the
results with comments on future work.
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Chapter 2

Background and Related Work

The research problems and the challenges involved with the design of a NoC is discussed
in [18]. Traditional NoC uses multi-hop based communication to transmit packets through
intelligent switches. The cores are connected in the form of a regular mesh. The packet are stored
in the switches before transmission and the packets are transmitted in hops. The power and latency
of such architectures are greatly affected and there can be a tradeoff between throughput and
energy dissipation [4] . To mitigate this problem, long-range wired links were introduced as
discussed in [5]. Although these NoCs improved the performance significantly inserting longrange links required long metal wires to be inserted in a chip and this limited the performance. A
3D NoC architecture is proposed in [17], the performance of these architectures are enhanced
through the combination of two emerging NoC and 3D IC technologies. These 3D NoCs however
showed higher power density and hence suffer from energy dissipation problems. The
manufacturing process of these devices are expensive and vulnerable to faults.

2.1. WiNoC Interconnection Architecture
Wireless alternatives have emerged as a promising solution to the discussed NoC
architectures. Wireless NoCs consist of wireless interconnects equipped with miniature antennas
and transceivers to enable wireless communication between cores. Emerging Wireless
interconnects use antennas and transceivers which are CMOS compatible. The other major design
challenge with the wireless interconnects is the design of an efficient medium access control
mechanism. Medium access control protocol provides wireless nodes the access to the channel.
Due to the simple implementation and fair nature, a token passing mechanism is adopted
in may WiNoC architectures [19][20][21]. In a token passing mechanism, the wireless channel is
9

shared among the wireless interfaces and is used to handle channel contention. In a token passing
scheme the wireless interface possessing the token transmits the flits through the wireless channel
while all other wireless interface transmits through the wireline paths or wait for the token. This
token is passed among all wireless interfaces, thus providing every wireless node to access the
wireless channel.
An architecture proposed in [22] is a wireless NoC based on CMOS ultra-wideband
technology. The communication range of such transistors are limited to a millimeter and hence
they cannot be used to connect links between two distant cores. Another promising solution is a
photonic interconnect [23] for on-chip communication as they have shown to improve the
performance. The data transmission takes in a photonic interconnect architecture place at the speed
of light. However, such architectures need optical path to create the waveguide and laser sources.
Other emerging wireless interconnects such as RF-based interconnects are investigated. RF
circuits are easy to be integrated on a NoC platform as they are compatible with CMOS technology.
[17]. Data transfer using RF interconnects is through EM waves, thus the bandwidth can be
improved. However, they require transceivers with high frequency oscillators [26].
In [12][27], nanoscale antennas using Carbon Nano Tubes(CNT) operating in THz band is
discussed. These antennas are shown to improve the performance of NoCs. However, the problem
with these architectures are that a failure in wireless link can cause performance degradation as the
wireline multi-hop links become dominant. To overcome the failure of wireless links a faulttolerant network such as small world network is discussed in [29][28].
A WiNoC architecture using a hybrid-small world network is discussed in [12], wherein
the longest links is replaced by the wireless and rest would be wired. Thereby, by introducing long
wireless shortcuts, the networks are found to perform better even in the presence of faults. Small
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world networks have very short average hop count and have robust mechanism. Novel
architectures with scalable hybrid on-chip communication based on small-world based topology
is proposed in [10]. They propose a design of scalable hybrid architecture using wired as well as
long-range wireless links and use CNT based antennas to communicate in THz frequency range.
In [30], the authors discuss the importance of the innovativeness in physical layer to scale up the
number of wireless links. For this they propose a WiNoC with multi-channel wireless links using
on-chip planar log periodic antennas. The antennas used in [30] are highly directional and can be
tuned to specific frequency and they are used to setup the links based on small world Network.

2.2. Multichip Interconnection Architecture
Multichip communication is envisioned to provide the functionality of a large multicore chip while
overcoming the limitations posed by the single-chip multicore systems. The multichip system can
be integrated in a single package by horizontal arrangement of chips on the substrate [14][15] or
by vertically stacking (3D Integration) using Through Silicon Vias (TSV) [17]. The vertical
integrated 3D has challenges due to yield issues and increased power density. Some of the
alternative approaches explored in the multichip integration are photonic interconnect, RF
Interconnect and wireless interconnects. The photonic and RF interconnect require path for optical
waveguide or micro transmission lines for data transmission. Whereas, the transmission using
wireless interconnects do not require any physical layouts and has attracted the attention of the
researchers.
In [32], mm-wave antennas using top layer metals are fabricated and used to address the
interconnect problem. A metal zigzag antennas is used in [33], and are able to provide a bandwidth
up to 16GHz for intra and inter-chip communication. However, their bandwidth is limited by the
11

transceiver design. Further, they need a MAC where multiple WIs can access the wireless channel
to improve the performance. The MAC used in mm-wave WiNoCs range from simple token
passing mechanism to Code Division Multiple Access(CDMA) based mechanisms [13][34][35].
The mm-wave antennas used in the WiNoCs are found to have a lower gain and hence are not
directional. Therefore, they are widely used for MAC where only one WI can access the wireless
channel at a time.

2.3. Graphene enabled WiNoC Architecture
The desire for higher data rates has attracted attention towards Terahertz (THz) band
communication. Recent research shows wireless communication using novel material such as
graphene as a promising alternative to metal antennas. Graphene structures with few micrometer
in length can resonate in THz band due to its ability to support surface-plasmon polaritons(SPP).
However, there are challenges in this approach such as very high transmission loss in THz band.
The challenges in THz band communication are discussed in [36], channel modelling is one such
challenge. A roadmap for a NoC in THz band communication with nanoscale graphene antenna is
provided in [37], the author discusses the challenges in terms of channel modelling and modulation
schemes in THz band communication. A high efficient graphene-based antenna operating in THz
band is shown in [38]. These antennas are of few micrometers in dimensions and are suitable for
intra-chip and inter-chip communication.
In [38], a graphene-based dipole antenna with few micrometers in size is investigated for efficiency
and configuration. These antennas can be tuned to THz frequencies by controlling the gate voltage
and hence different configurations can be explored. A single dipole antenna operating in THz band
shown in [38], provide low gain and can be used for a broadcast based mechanism. In the same
12

work the authors have also shown the configuration of an 4x4 antenna array which are highly
directional and can be used to setup wireless links operating in THz band in a intra and inter-chip
environment. These antennas operating in the THz band can provide very high bandwidth.
Moreover, these antennas, with their high efficiencies and directionality will enable novel
architectures in the intra and inter-chip system. In this work, a FDMA enabled phase-based
interconnect architecture is proposed for an intra and inter-chip system.
In [45], a fully-connected WiNoC with broadcast based medium access control using
Omni-directional graphene-based nano-antennas is envisioned. To evaluate the performance of
such network, in this work, a fully connected WiNoC is evaluated and compared with the proposed
FDMA enabled phase-based intra-chip architecture.
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Chapter 3 Fully connected Wireless NoC
Some of the already explored interconnect architectures have outperformed traditional
NoCs in terms of performance but still novel ways need to be explored to find an architecture with
better performance in terms of latency, power and bandwidth. Design of efficient WiNoC
architectures requires development of topology to address the multi-hop problem and use of
devices which can provide high data rate with low power consumption. Recent research has
brought to light some miniscule devices such as graphene-based antennas which are capable of
radiating with low power in terahertz band. These devices exhibit high efficiency when tuned to
frequencies in THz band and can operate with low power. Therefore, such micro-scale devices
improve the energy efficiency and bandwidth of the network significantly. In this thesis, graphenebased low power devices are used to enable high bandwidth links in the network. With the help of
these highly efficient low power devices, innovative topologies are designed to alleviate the multihop problem. A topology where every core is equipped with a wireless switch can provide direct
wireless access to all the cores is presented as a vision in [39]. Although, equipping all cores with
wireless transceivers can improve performance, designing such topologies can be challenging in
terms of area overhead due to the increase in number of transceivers and the design of suitable
multiple access mechanism to avoid interference.
In this thesis, such topologies where every core has a wireless access is designed and
evaluated. The topologies that are developed in this work are Fully connected wireless token-based
network and All wireless FDMA enabled phase-based Network. These are discussed in detail in
the subsequent sections.
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3.1.

Fully Connected Wireless Network
In a traditional wired NoC and in a hybrid WiNoC, the cores communicate through multiple

switches and links. Each core is connected to a switch and these switches are interconnected using
wired and wireless links depending on their topology. This requires multi-hop communication
between any two non-adjacent nodes and results in serious performance limitation in terms of
latency and power consumption. Hence, multi-hop can be eliminated by adopting a fully connected
wireless network. Further in [45], the author envisions the use of graphene-based devices in a
WiNoC using a simple broadcast approach where all WIs are connected to each other. Therefore,
a fully connected wireless system is designed and evaluated in this thesis, to evaluate the
performance of such networks. In this section, a wireless system with a fully-connected network
is discussed.
A single wireless link is used to connect the cores and every core is connected to every
other core through a single wireless link this network enables every core to communicate with
other cores through single hop, thereby eliminating the multiple hops.

3.1.1 Design Methodology for a Fully Connected Wireless Network-on-chip
Architecture
The main challenge in the design of a fully connected network is area constraints due to
transceivers and the multiple access mechanism. The area overhead is caused by the number of
transceivers in the network and this can be overcome by using transceivers of smaller size. The
graphene-based antenna discussed in section 3, range few millimeters in size and can be deployed.
The total area consumed by deploying such transceivers at all cores would be approximately less
than 5% of the chip area and hence would be feasible for use in our network. The other challenge
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would be developing a suitable multiple access mechanism. Since, all cores are equipped with a
wireless transceiver, multi-frequency system would require large number of frequency bands and
this requirement increases linearly as the system scales. It would be difficult to incorporate large
number of bands in the system and hence a single frequency system is preferred. In this work, a
simple token-based multiple access mechanism is adopted as it is simple to implement and does
not require sophisticated transceiver design. The token passing scheme is adopted due to its ease
of use. In a token passing system all the transceivers share a single frequency channel to
communicate but at different time in turns. The transceivers need access to the channel and this
access is provided by a token passing protocol which is discussed in detail in section 3.1.

3.1.2 Routing for a Fully Connected Wireless Network
In this work, wormhole switching is used for routing. In this type of routing, the data
packets are divided into smaller flow control units called flits. The advantage of breaking the
packet into smaller units is that it eliminates the need to store the entire packets in buffer, reducing
the buffer size and thereby saving chip real estate. Virtual channels are used to enhance the
utilization of the physical channels. As the proposed WiNoC is fully connected, there is no need
for finding paths in the routing. The data is broadcast from the source and received directly at the
destination. The communication protocol to achieve this simple routing is described next.

3.1.3 Communication Protocol for a Fully Connected Wireless Network
In a fully connected WiNoC, all the switches are equipped with the wireless transceivers.
Therefore, the wireless channel is shared by all the transceivers. Therefore, there is need for
communication protocol equipped with a shared Medium Access Control Mechanism (MAC) to
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enable a contention-free channel access. A wireless token-based MAC is adopted to enable a
distributed contention-free data transfer over the wireless channel. In a token passing system all
the transceivers share a single frequency channel to communicate but at different time in turns.
The duration the switch holds the token depends on the number of flits in a packet and number of
packets in the wireless ports of the switch to be sent.
To enable autonomous token passing among the switches with fairness in accessing the
wireless medium, the switches are numbered sequentially in a virtual token ring. The token
circulates autonomously between the switches as a wireless flit in a round robin fashion. When a
WI receives a token, it determines which VCs in its wireless port have complete packets. The WI
holds the token for the duration (time slots) required to transmit all the complete packets in those
VCs. This ensures the body flits can follow their header to the destination WI and preserves the
integrity of the wormhole switching. Therefore, each WI can hold the token for a maximum
duration of
=

.

Here, n is the number of VCs in the wireless port of the WI, φ
size in flits and t

(1)
is the maximum packet

is the time (number of cycles) required to transmit a single flit over the wireless

medium. The upper limit on the token holding duration prevents bandwidth starvation of switches
not currently possessing the token. This token-based MAC prevents unutilized time slots and
therefore maximizes utilization of the wireless bandwidth.

3.1.4 Physical Layer
Graphene, due to its unique properties is envisioned to implement WiNoCs. Graphene has
the ability to support propagation of surface plasmon polaritons waves. This property enables
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graphene to resonate at lower frequency and exhibit better radiation efficiency. Moreover, due to
its lower resonant frequency it can take lower dimensions compared to their metallic counterparts
for same frequency. It is found that graphene antenna with few micrometers in dimension can
resonate in THz band. This unique property of graphene can be used to construct graphene-based
antennas and thus can be envisioned in WiNoCs [37].
Unlike most materials, graphene generates more number of excited electrons per absorbed
photon. Further in [38], it is found that graphene-based antenna when operated at the terahertz
frequencies display higher efficiency. A graphene-based dipole antenna with few microns in
dimension is suited for a WiNoC kind of platform. These antennas can be constructed by growing
a graphene layer over a silicon substrate and depositing gold on the graphene layer. These antennas
can be designed for terahertz operation by controlling their dimensions which can be a few
microns. The dimensions of the antenna used in this work is: Length, L=120µm, Width, W =
100µm. The graphene substrate is formed by depositing a 300 nm SiO2 on a silicon substrate and
an additional 1um thick gold layer is deposited on this graphene substrate. This antenna
configuration when operated at 1.05 THz exhibits an antenna efficiency of 89.14% and also
provides a gain of 2.72 dB [38]. The small directional gain makes it possible to operate this antenna
for transmission towards all receivers in the WiNoC.

3.2 Evaluation of Fully Connected Wireless Token-based Network
In this section, the proposed fully connected Wireless token-based network is evaluated for
performance using cycle accurate simulator. The simulator platform and the energy estimation of
the graphene-based wireless links are discussed in section 3.2.1 and 4.6.1 respectively. The
performance of the system is measured in terms of peak achievable bandwidth, average packet
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energy and average packet latency. The peak achievable bandwidth per core is defined as the
maximum data rate in number of bits successfully routed per second at network saturation.
Average packet energy is defined as the average energy dissipated when a packet routes from a
source node to destination node. Latency is defined as the number of clock cycles from the
injection of a flit at the source node and reception of the flit at the destination node. A cycle
accurate simulator is used to evaluate a 64-core system and the architectures are evaluated using
uniform random traffic. The performance is evaluated using a uniform random traffic pattern. In a
uniform random traffic pattern, each core gets equal probability to generate the flits and send to
other cores in a random manner. The simulator platform is discussed in detail in the next section.

3.2.1 Simulator Platform
A cycle-accurate simulator can be used to measure the performance of both the NoC and
multichip architectures. The simulator is provided with the topology, the flit injection rate,
message length, number of bits per flit, simulation cycles and the traffic details as input. The flow
of flits through the links via switches are monitored at each cycle. The simulator is developed in
MATLAB and it keeps track of the status of the flit every cycle. The messages are generated by
the cores at different cycles depending upon the traffic pattern adopted. To maintain the status of
the messages at every core, each message is tagged with an identifying number known as Message
ID. The input and output ports are distinguished for transmitting and receiving flits. These ports
are numbered for identification and each port stores the data in buffers and these buffers are present
at virtual channels in a port. Initially the traffic functions and the Dijkstra functions are called to
generate the traffic and Dijkstra routing matrix. The Dijkstra matrix predetermines the shortest
path routing for every combination of source and destination obtained from the traffic. A
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connectivity matrix contains the port number for entry and exit of flits. Based on the traffic and
injection load the cores generate flits at different cycles. Multi-dimensional matrices are used to
maintain the accounts of message number, flits passed from VC, available free buffers, next port
and next VC number. The movement of the flit in the network is broadly divided into two stages
which are executed using intra-switch and inter-switch functions. The intra-switch function places
the flit from input ports to respective output ports. The body flit is moved from input VC to output
VC and corresponding header flit is matched before calling the routing function to obtain the next
output port number, later the header flit is moved in a free VC in this output port. The inter-switch
function moves the flits from the output VCs to the input VCs at the next switch through wired or
wireless links depending upon the routing. The wireless links are provided access using the MAC
function. The flit after reaching the destination switch is placed on the output VC and is arbitrated
among the output VCs to get absorbed. At each simulation cycle, the flit generate function, the
intra-switch function, inter-switch function and the flits absorb function modify the variables
simultaneously and is updated using an update function.
The NoC architecture consists of hardware components used at input buffering, routing
and output buffering stages. The hardware components run on a clock of 2.5 GHz and 1V power
supply. The delay and energy dissipation of the hardware components are obtained from post
synthesis RTL for the 65nm technology and are provided to the simulator to capture the
performance of the NoC and multichip architectures. The topology is provided to the simulator in
terms of connection between the cores i.e. if the connection between two cores are wired, wireless
or no connection. The switches consist of input and output ports for connecting the other switches.
The number of VCs in the port and the buffer size of each VC can be configured according to the
design. The simulator can incorporate the WIs which are defined in the topology. The use of WIs
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can enhance the data flow in the network, the VCs and the buffer size can be increased. In this
work a VC and buffer size of 8 and 16 are considered respectively. The flit size i.e. the number of
bits in a single flit is defined as the maximum bits that can be transferred across the switches in a
single clock cycle. The WIs used in the work are capable of sending a flit of 40 bits per cycle and
hence a flit size of 40 bits is considered. However, the wired links use a flit size of 32 bits. A
packet size of 16 flits are considered for all the simulations. The energy required to transmit a
packet from source to destination is primarily due to the energy consumption of the wired and
wireless links and the hardware components in the NoC switches. The Energy per bit is estimated
using the estimation model discussed in section 4.6.1. The energy per bit value estimated for an
omni-directional configuration of antenna with 2.72dB gain is found to be 0.015 pJ/bit. The
simulator bandwidth is compared with the works from other authors for a standard wireline mesh
configuration to determine the accuracy of the simulator. The throughput for mesh architecture
with similar configuration is shown in [4]. The bandwidth for the throughput given in [4] is
calculated to be 22.4 Gbps, this is approximately equal to the bandwidth of mesh architecture from

Peak achievable bandwidth per
core (Gbps)

the simulator which is 22.09 Gbps shown in Fig. 3. This establishes the accuracy of the simulator.
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Fig. 3. Peak Achievable bandwidth per core for Fully connected wireless and Mesh architecture
21

3.2.2 Results and Analysis
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Fig. 4. Average Packet Latency for Fully connected wireless and Mesh architecture

Fig. 4. shows average packet latency for a fully connected wireless network for different
injection load. The injection load determines the number of flits injected by a core in the system
per clock cycle, for example: a flit is injected into the system for every 10 clock cycles for an
injection of load of 0.1. Similarly, Fig. 5 shows the average packet energy for a fully connected
wireless and wireline mesh architecture for different injection load using uniform random traffic.
It can be seen from Fig. 4 and Fig. 5 that the performance of the fully connected wireless shows
improvement at lower injection load, however, the performance degrades at higher injection load.
Moreover, the maximum bandwidth obtained using such systems are only 1.5 Gbps which is about
an order of magnitude lower than the wireline mesh architecture as shown in Fig. 3. The
degradation of performance of a fully connected wireless is due to the long waiting time for a core
to receive the token as the token passes through the system, and this degradation worsens as the
system size increases. The bandwidth in a fully connected is limited due to the single frequency
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token passing protocol. From the analysis it is found that efficient MACs need to be designed to
make use of the bandwidth gains from the low power graphene wireless links. Hence, alternative
approaches need to be explored which can accommodate WIs at every core without any
performance degradation.
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Fig. 5. Average Packet Energy for Fully connected wireless and Mesh architecture
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Chapter 4 All Wireless FDMA Enabled Phase-based Network
The shortcomings of the fully connected wireless approach in its performance due to the
token-based protocol makes it necessary to consider alternative approaches. Multi-frequency
approach can alleviate the problem of high latency due to token-based protocol as wireless
transceivers can communicate simultaneously.
The main limitation with this approach is that the number of frequency bands required
would be very large and this would grow as the system scales up. Another approach would be
phase-based communication which can also support simultaneous communication using a single
frequency channel [40]. In such an approach, the wireless transceivers are oriented in different
direction and transceivers in the same direction communicate during their phase is activated. This
phase can be run in equal turns so that no phase is deprived of its communication time.
Although, the phase-based approach supports simultaneous communication, equipping every core
with a wireless transceiver would need large number of phases as the system size increases.
However, the number of phases that can be used is limited due to the large waiting time between
phases, which can increase the latency of the network. Hence, some innovative solution needs to
be devised in which the drawback due to the multi-frequency approach and the shortcomings of
the phase-based approach is addressed.
In this thesis, an innovative approach is adopted where the single frequency phase-based
approach is combined with the multi-frequency FDMA approach. Such an effort can enable
multiple communications among cores without any interference and address the problem of the
need to incorporate large number of frequency bands significantly. The proposed All Wireless
approach is discussed in detail in the subsequent sections with the design, protocol and physical
layer for a multicore and multichip system.
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4.1 Design Methodology for an All Wireless Multicore System
In this topology, FDMA based medium access mechanism combined with the phase-based
mechanism is envisioned. For this work, a 4-phase system is adopted, where four phases are
enabled in a way that they operate in their respective allotted time slots without causing
interference. The four phases require antennas to be oriented in 4 directions Horizontal (H),
Vertical (V), Diagonal1 (D1) and Diagonal2 (D2). The same pattern of 4 phases are repeated
throughout the system for all switches as shown in Fig. 6. Each pattern consists of 4 phases in the
following order, Diagonal1 (D1), Vertical, Diagonal2 (D2) and Horizontal (H) as shown in Fig. 6.
Each such pattern is called as a cluster and each cluster consist of 4 wireless interfaces (WI)
oriented in the direction based on the order mentioned above. Each of these switches from a cluster
are enabled to operate in only one phase at any given time and this is discussed in detail in section
4.3. The WIs from a particular phase is allowed to communicate with the other WIs in the same
phase. Since, WIs communicating in a phase can interfere with the WIs operating in the same
phase but adjacent cluster, the clusters are enabled to operate at different frequencies. In Fig. 6,
clusters with different frequencies are identified with different colors. For example WIs in Fig.6
colored with red operate in the same frequency, similarly there are clusters with blue, green and
golden color operating in different frequencies. The elements of each cluster are mapped in a way
to form links with their counterparts in other cluster depending on their orientation. If we imagine
the system divided in 4 quadrants, a particular cluster has its wireless counterparts of same
frequency in other 3 quadrants as indicated with arrows in Fig. 6. The WIs of this cluster can
communicate with their counterparts depending on the phase. However, clusters in the same
quadrant cannot communicate through wireless links instead they use the underline wireline mesh
architecture for communication within the quadrant. The proposed design facilitates the wireless
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Fig. 6. Wireless links deployment in single-chip system using All wireless architecture
communication between distant cores thereby reducing the hop counts which is the bottleneck in
the on-chip interconnect design.
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4.2. Routing for an All Wireless Multicore System
Wormhole routing is adopted for both wired and wireless communication. The packets are
divided into flits and these flits are forwarded in the network using switches with bidirectional
ports. This reduces the buffering requirements for storing data. Adoption of wormhole switching
reduces the power consumption and area overheads in a NoC. Each switch has bidirectional ports
and every core is assigned a unique address. This routing mechanism is similar to the one discussed
in section 3.1.2 with the main difference being the path determined. In the fully connected wireless
network discussed in section 3.1.2 the nodes took a single hop using wireless link to communicate
between any cores. In an All Wireless network a shortest path routing is adopted using Dijkstra
algorithm. The Dijkstra algorithm is used to extract the shortest path routing tree which is used to
precompute the shortest path and pushed in a table. This table is used to extract the information
about the traffic and the information is exchanged throughout the routing process. The shortest
path determined by this algorithm is unique for a specific node and thus eliminates any cyclic
dependencies. Thus deadlocks can be avoided. In the computation of the shortest path, both the
wireline and wireless links are considered depending on the shortest path routing possible. A path
is reserved for each packet transmitted by using virtual channels (VC) to make sure that the packet
completes the transmission before the switch receives any new packet to transmit. These virtual
channels contain buffers and the packet to be transmitted are stored in these buffers. The switch is
capable of sending and receiving packets from more than one node at a time. The header flit is
passed to the next switch and a path is reserved the other flits follow this path and each switch only
stores the forwarding information for the next switch. Thus, each switch requires only the local
routing information. This eliminates the need for storing global routing information.
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4.3. Wireless Communication Protocols for an All Wireless Multicore System

Fig. 7. Wireless communication using phase-based protocol
As discussed in section 4.1, this topology employs a combination of phase-based and
FDMA protocol for reliable transfer of data between wireless nodes. In order to enable multiple
communications four phases (modes) are enabled with the help of graphene-based antenna arrays.
These graphene-based antenna arrays operate in THz bands and are highly directional and smaller
in size compared to the mm-wave antennas. To establish a link between any two wireless interfaces
(WI), the antennas are oriented towards each other to enhance coupling efficiency between the WI.
In this method of communication, only a single phase out of 4 phases will be active at any given
time. Multiple wireless links during an active phase communicate simultaneously, thus enabling
multiple wireless nodes to access the wireless medium simultaneously. Within each phase, the
communication takes place in two sub-phases enabling half-duplex communication between any
pairs as shown in Fig. 7. Each phase is allowed to communicate for a certain duration of time in a
round robin fashion such that no phase is starved for long time. Thus, the phase duration is
optimized to get the best performance as shown in the Fig. 12 in section 4.6.2.
In addition to the four phases for the WIs in each cluster, different clusters in the same
chips are tuned to different frequencies. So, clusters in different frequencies will communicate
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concurrently in different THz frequencies. Since, there are clusters operating in multi-frequency
channels a Frequency Division Multiple Access (FDMA) to enable interference-free data
communication among the clusters is adopted. This can be achieved by tuning the graphene
antenna arrays to different frequencies based on their mapping as discussed in section 4.1.

4.4. Design Methodology for an All Wireless Multichip System
The topology discussed in section 4.1 is adopted for a 4-chip system as shown in Fig 8.
The communication within each chip is through the wired mesh topology and the inter-chip
communication takes place through the wireless links provided at each core in phases depending
upon the phase of the WI. As discussed in section 4.2, there are multiple frequency channels to
enable multiple communications, for a 4-chip system 16 frequency channels are required unlike
the multicore architecture where 4 frequency channels were used. In Fig. 8 it can be observed that
each WI in a chip is mapped to its counterpart of same mode and same frequency in other 3 chips.
At a particular phase, a WI from a cluster can communicate with its counterpart and all clusters
can communicate at the same time due to the FDMA and phase-based protocol. Hence, 32 links
can be active at a given time. If a flit needs to reach its destination in other chip with no direct
available wireless links available, it can take wireless path to reach the destination chip and take
wired routes to reach the destination core. The same colored cluster in Fig. 8 represents WIs
operating in same frequency channel. The deployment procedure of antenna and its orientation to
specific phases is same as discussed in section 4.4. The routing and phase-based protocol are also
the same as in the All wireless WiNoC architecture. Wormhole switching is adopted for both intra
and inter-chip communication.
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Fig. 8. Wireless links deployment in 4-chip system using All wireless architecture
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4.5 Physical Layer
The topology designed for this network requires highly directional antennas as opposed to
the one used in the fully connected wireless network. Also, the antenna should be able to provide
a high data rate while consuming low power. However, the on-chip metallic antennas in mm-wave
bands provide a data rate of only a few GHz as there would be a limit on the size of such antennas
to be accommodated on a die. This affects their operating frequencies and data rate. Recent
research shows graphene-based antennas can operate in THz and exhibit high efficiency [38].
Graphene, due to some of its unique properties is envisioned to be used as communicating devices
for future generations of WiNoCs. Graphene has the ability to support propagation of surface
plasmon polaritons waves. This property enables graphene to resonate at a frequencies lower than
the metallic wave antennas and exhibit better radiation efficiency.

It is found

that graphene antenna with few micrometers in dimension can resonate in THz band. This unique
property of graphene can be used to construct graphene-based antennas and thus can be envisioned
in WiNoCs.
In [38], it is shown that graphene antenna arrays with 4x4 identical dipoles which are in
the range of few hundreds of micrometers in size can be used for THz band wireless
communication. The antenna arrays consist of dipoles which by depositing gold over a graphene
layer and the graphene structure is placed over a substrate. Thus, making the process CMOS
compatible. These individual dipoles are 100µm in length and 120µm wide, they are separated
from each other 60µm horizontally and 40µm vertically from each other and together 4x4 dipoles
make a single antenna array [38]. These graphene antennas transmit the bit streams by resonating
on the input electric pulses, which represent the transmitted bit streams. Thus, the graphene
antenna structures act as a modulator and therefore on-off keying modulation is adopted. The
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minimum power required for transmission is estimated in the later section 4.6.1. To compensate
for the path loss which increases with the increased distance, the antenna gain is increased by using
arrays of these antennas instead of a single dipole. Using a 4x4 array a gain of 10dB is achieved
with an efficiency of 89.14% when operated in THz frequency. This makes the antennas highly
directional and are suitable for this topology. The small size of these antennas makes it possible to
incorporate an array which consists of 16 dipoles on every core. The area overhead is estimated
and is found to be within acceptable limits. The area of a single antenna array is 0.36 mm2, for a
64-core single chip system the area overhead due to the graphene-based antenna arrays is 5.76%
of the chip area. Similarly, for a 256 core 4-chip system, the area overhead of each chip is 5.76%
of the chip area.

Therefore, these low power graphene structures can be incorporated for the

topology.
The directivity of the antenna is the ratio of radiation intensity averaged over all directions
and the beam-width is normally measured at the half power or -3dB. The half power of the main
lobe of these antenna arrays is so small that the transmitted power at the side lobes becomes almost
negligible to cause any interference with the neighboring antenna arrays. The physical distance
required to separate receivers are calculated using (2). The radiation pattern of the main lobe for
a single chip system with 64 cores is shown in Fig. 9. The cone angle is found to be 20º and the
distance required to separate receivers is estimated to be 3.4mm for a 20mm × 20mm single chip
system. Similarly, for a 4-chip system with 64 cores in each chip the distance is estimated to be
14.4mm using (2). The radiation pattern of the main lobe in a 4-chip system with each chip of
20mm × 20mm and a 10 mm interspacing between chips is shown in Fig. 10. It can be seen from
Fig. 9 that the beam originating from antenna V operating in vertical mode from a cluster (colored
red) does not overlap with the receiver of mode V in the corresponding cluster (colored red)
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Fig. 9. Radiation pattern of main lobe for a single chip system

from the diagonally opposite and adjacent quadrant. Thus, avoiding any interference with the
receivers of mode V even though they operate at same frequency. The analysis can be extended
for all modes and it can be seen that no interference occurs among receivers operating in the same
frequency and receivers operating in different frequencies do not cause interference due to FDMA
protocol.
=

∗ tan

(2)
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Fig. 10. Radiation pattern of main lobe for a 4-chip system
Similarly, from Fig. 10 it can be seen that beam originating from antenna at D1 operating
in Diagonal1 mode from chip 1 reaches the D1 of the corresponding cluster from the diagonally
opposite chip. The beam does not overlap at any other receiver operating in the same mode and
frequency. Thus, avoiding interference among other receivers operating in same mode and
frequency. This can be found true for all the modes, thus enabling an interference free
communication.
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The propagation of THz band wireless channel is better understood and analyzed in freespace or air compared to any other medium like silicon [44]. The estimated link power budget
analysis discussed in section 4.6.1 uses a channel model with air as medium of propagation. To
enable propagation of the channel through air medium, a quilt packaging system is envisioned. A
quilt packaging system can be used to pattern the package cover over each chip to create cavity
over each antenna as shown in Fig. 11. These packaging systems allow wireless communication
between chips with low insertion loss and hence provide higher performance compared to other
conventional packaging systems [43][44].

Fig. 11. Conceptual diagram of wireless communication using quilt packaging system
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4.6. Results and Analysis
In this section, the performance of the proposed WiNoC and inter-chip architectures are
evaluated and compared with the wireline and wireless architectures with same number of cores.
The performance of the proposed architectures is evaluated in terms of peak achievable bandwidth
per core, average packet latency and average packet energy as defined in section 3.2. A cycleaccurate simulator is used to measure the performance of the NoC and multichip architectures. A
VC and buffer size of 8 and 16 are considered for simulation. Each packet is divided into 16 flits
and each flit consist of 40 bits. The simulator and its parameters are discussed in detail in section
3.2.1. The energy per bit estimation model for the wireless links are discussed in the next section.

4.6.1. Energy Estimation for Proposed Graphene-based Intra and Inter-Chip
Wireless Links
In this subsection, the energy consumption of the graphene-based inter-chip wireless links
used in our proposed multichip architecture is estimated. The estimate of the energy consumption
per bit over the THz channel using the graphene-based transmitters and receivers is developed on
the basis of path loss model presented in [36]. To reduce the transmitted energy, directional array
of graphene antennas as proposed in [38] is considered. The antenna arrays provide a gain of 10
dB. Path loss in Terahertz band for different distances are shown in, where, for a distance of 10mm
and 10 cm at 1 THz, the path loss is shown to be around 50dB and 65dB respectively[36]. An
antenna with unity gain is used to estimate the path loss in. [36] Assuming free-space path loss
model to be applicable between the openings created by the quilt packaging [43][44], the effective
path loss,

with the directional antenna array used in this work is
=

–
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–

(3)

Where

is the sum of path loss of unity gain, and

,

are the directional gains of

transmitter and receiver respectively. The path loss obtained from the above mod model is used to
calculate the power required at the transmitter. A signal-to-noise ratio (SNR) of 20 dB is assumed
for our calculations as it provides a BER of less than 10-9 with non-coherent OOK modulation
adopted in the graphene-based transmitters. The required received power for a given SNR can be
computed by
=

10

(4)

Where, Pr is the minimum power received by the receiver to maintain an SNR of 20dB, ER
is the antenna efficiency of the receiver, and

is the noise power. ER refers to the ratio of the

received wireless power on the antenna to the electronic signal power after conversion. This is an
inherent property of the graphene structure. The noise power considered, is primarily due to the
thermal noise in the channel and can be calculated by
=

(5)

Where, k is the Boltzmann constant, T is the absolute temperature and B is the bandwidth.
The transmitted power, Pt can be calculated as
=

(6)

The energy required to transmit a bit from a transmitter to receiver through any wireless
link is defined as Energy per bit,

and is given by:
=

(7)

Where, t is the bit duration, which is inverse of data rate and ET is the antenna efficiency
of the transmitter, which is the ratio of the radiated wireless power to the electronic power.
Using (3) -(7), the

for a graphene-based wireless link for a single chip and multichip

system is estimated to be 0.0046pJ and 0.0481pJ respectively at a temperature of 40ºC.
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An antenna efficiency of 89.14% and a physical bandwidth or data rate of 100 Gbps is
considered for all calculations [41][47]. This energy consumption per bit,

is incorporated in

the simulator for the respective topology to estimate the average packet energy of the wireless
multichip architecture proposed in this work.

4.6.2. Optimization of the phase duration
The proposed architecture uses a communication protocol where the communication
occurs in phases. A specific phase is enabled at a time for a particular duration and then the other
phases are enabled in a cyclic manner. Thus, each phase is enabled for a certain amount of duration
and this duration is known as phase duration. The phase duration for the system is optimized to
obtain the best performance in terms of peak data bandwidth of the system. Fig. 12 shows the peak
achievable bandwidth per core as a function of phase duration for a single-chip and 4-chip system.
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Fig. 12. Peak achievable bandwidth per core as a function of phase duration
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Each chip consists of 64 cores and the performance is analyzed through the system level
simulations for a uniform random traffic. It can be seen from Fig. 12 that the peak achievable
bandwidth per core is maximum for a phase duration of 30 cycles and 35 cycles for a single-chip
and 4-chip system respectively. Initially, the performance is seen to improve with the increase with
the increase in phase duration but after certain point the performance is seen to degrade. Initially,
the increase in phase duration enabled the wireless interfaces in a specific phase to access the
wireless channel for a longer time, enabling higher flit transfer thereby improving the performance.
However, after certain limit this improvement starts degrading due to the long wait time for the
traffic waiting in the switches in other phases to transmit. Hence an optimal phase duration at
which the maximum performance can be realized is used for this work.

4.6.3. Performance Evaluation with Synthetic Traffic
In this section, a comparative evaluation with different configurations are considered for
performance and energy efficiency for a single-chip and a 4-chip system using synthetic traffic.
Synthetic traffic captures the salient aspects of the application driven load and is a widely used
traffic for evaluation. The performance is measured in terms of peak achievable bandwidth per
core, packet latency and average packet energy dissipation. For a single chip system, the
performance of two wireline and a wireless architectures are evaluated for uniform random
synthetic traffic pattern along with the proposed All Wireless topology. The two wireline
architectures considered in this work are wired mesh based and folded torus based topology as
they are widely used regular topologies in NoC. These topologies are scalable and easy to
implement. The mesh based topology is a conventional NoC topology which is simple to design
and are being used in many NoC products. The other wireline architecture evaluated in this work
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is the folded torus based topology. The folded torus topology is seen to alleviate the problem of a
wired mesh as well as a torus topology. The long network diameter in a mesh architecture is caused
due to the unconnected boundary nodes, this problem is addresses by adopting a torus based
approach where the boundary nodes are connected by using horizontal and vertical wrap around
links using wires. Although, such an architecture reduces the hop counts and network diameter,
the long wrap around links affects the latency significantly. A folded torus does not use the long
wrap around links and instead connects switches alternative to the other in both horizontal and
vertical directions. This improves the latency problem in torus based approach, hence a folded
torus topology is evaluated for comparative analysis.
Apart from the wireline architectures, a mesh based hybrid WiNoC architecture using mmwave wireless interconnects is also evaluated for comparison. The mm-wave-based hybrid WiNoC
have shown to be energy efficient and improved the performance over the planar metal based mesh
architecture, hence this is evaluated and used for comparison in the work. In a mm-wave based
Hybrid WiNoC architecture the wireless interfaces are deployed at some switches over an
underlying mesh topology. The wireless interfaces are deployed in a folded manner, where the
corners of the NoC are folded across the diagonals as well as opposite and adjacent edges of the
NoC. The wireless interfaces are deployed in a way such that corner switches are folded to
establish wireless links diagonally, then the switches are folded at the edges both horizontally and
vertically. The wireless interfaces deployed at the switches are metal mm-wave antenna operating
at 60 GHz frequency. The antenna used are non-directional, hence a single-frequency multiple
access mechanism is adopted. The multiple access mechanism used is a token-based multiple
access mechanism to provide access to the wireless interfaces without any interference.
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The average hop count for various architectures and system configuration are provided in Table 1.
The hop counts for a system varies depending upon the topology of the architecture.

Table I: Average hop count for different architectures
System

Wired

Folded

All Wireless

Configuration

Mesh

Torus

(AW_Wireless)

1-chip

5.33

4.06

3.7

4-chip

10.66

8.03

6.32

Fig. 13 shows the peak achievable bandwidth per core for a single chip system is shown
for the different architectures discussed above. A single chip system consists of 64 cores and the
connection of switches differs based on the topology adopted. The peak achievable bandwidth per
core is evaluated for the architectures at network saturation using uniform random traffic pattern.
Peak Achievable Bandwidth per
core(Gbps)
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Fig. 13. Peak achievable bandwidth per core for different single-chip architectures
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In Fig. 13, the peak achievable bandwidth per core is plotted for different architectures and it can
be seen from Fig. 13 that the peak achievable bandwidth per core of wired mesh is the lowest and
an improvement is seen in the folded torus performance over the wired mesh. The folded torus
topology decreases the number of hops required for communication between switches and hence
improves the performance by about 12% compared to the wired mesh. Though there is
considerable improvement compared to wired mesh topology the metal interconnects take multiple
hops to communicate and this restricts the performance gains. The mm-wave folded WiNoC uses
the folding approach to connect farthest cores and hence alleviate the multiple hop problem to
some extent and also from Fig. 13 that significant gains can be seen over the wireline topologies.
However, the mm-wave folded WiNoC uses a token-based MAC and hence only a single wireless
interface will be able to communicate at a time and the other wireless interfaces must wait for the
token to access the wireless channel. This waiting period restricts the potential of mm-wave
enabled wireless interconnection and hence limits the performance gains. The proposed All
Wireless topology performs the best among all the architectures as every core is equipped with a
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Fig. 14. Average Packet latency for different single-chip architectures
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1

wireless interface and the direction properties of the graphene-based antennas allow multiple
wireless transmission between cores in the same phase without any interference. Thus, a phasebased communication can bring significant gains in the performance than mm-wave and its wired
counterparts.
The average packet latency is plotted for different injection load for different architectures
are shown in Fig. 14. The latency characteristics for different architectures are found to be different
due to the topology. The average distance between cores are different for different architectures
and this affects the average packet latency and can be seen in Fig. 14. The All Wireless approach
has the lowest latency among all the architectures as it has low average hop counts as shown in
Table I and also simultaneous concurrent links allow more WIs to access the channel. The
MFWiNoC does perform better than the wired counterparts due to the presence of single hop
wireless links. Between the wireline architectures folded torus performs better as the network
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Fig.15. Average Packet Energy for different single-chip architecture
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diameter in a folded torus architecture is reduced by around half and hence the average hop count
is less compared to the wireline mesh.
Fig. 15 shows the average packet energy for different architectures at network saturation
for uniform random traffic pattern. The All wireless system consumes lowest energy among all
the other architectures. The average packet energy of the All Wireless architecture is about 2.65x,
2.4x and 2.22x lower than that of mesh, folded torus and mm-wave architecture respectively. The
low energy consumption is due to the deployment low power directional graphene-based antenna
arrays and the phase-based communication protocol. The multiple concurrent communication
enabled by the phase-based system utilizes the large available wireless bandwidth to send the
traffic through the low power wireless links. This reduces the average packet energy by a
significant amount. The energy efficiency of the graphene-based antenna arrays are an order of
magnitude less than the mm-wave antennas, the average packet energy is not reduced by the same
factor. This is due to the large share in packet energy from the electronic components such as
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Fig. 16. Peak achievable bandwidth per core for different 4-chip architectures
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switches and buffers. The proposed topology also uses the wireline mesh along with the wireless
links, all these factors restricts the reduction in packet energy to a certain limit.
Similarly, a 4-chip system is also evaluated for the proposed All wireless topology and
wireline based architectures such as wired mesh and folded torus architecture for comparison. Fig.
16 shows peak achievable bandwidth per core for a wireline mesh, folded torus and All wireless
(AW_Wireless) architectures. The bandwidth of the All wireless topology is about 1.2x and 1.27x
times higher than the wireline folded torus and mesh architectures.
The latency characteristics for All wireless and wireline mesh and folded torus
architectures are shown in Fig. 17. The average distance in hops are different for different
topologies, hence the latency characteristics varies for different architecture. The All wireless
architecture has the lowest latency among the wired mesh and folded torus, as the average distance
hop between cores are less. The folded torus performs better than the wireline mesh as network
diameter is reduced by half compared to the wireline mesh.
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Fig. 17. Average packet latency for different 4-chip architectures
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Fig. 18. Average Packet Energy for different 4-chip architectures
Fig. 18 shows the average packet energy for All Wireless and wireline architectures. The
average packet energy for All wireless architecture is found to be 71.1x and 45.3x times lower
than the wireline mesh and folded torus architectures. The All wireless shows significant
improvement in average packet energy among other architectures is due to the increase in number
of wireless links in the architecture and the multiple concurrent communications enabled by the
phase-based mechanism.

4.6.4 Performance Evaluation with Application-specific Traffic
In this section, the performance of All wireless and other architectures discussed in above
section are evaluated with application specific traffic patterns from PARSEC and SPLASH
benchmark suites for a single and 4-chip system for comparison. A multicore chip with 16 memory
cores and 16 out-of-order (OoO) cores are considered for the application specific traffic patterns
generations. A 32KB of L1 cache and 512KB of L2 cache is present on each core and runs a
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directory-based MOESI cache coherency protocol. This core configurations are then used to
extract the core-to-memory and memory-to-memory cache coherency traffic for the PARSEC and
SPLASH2 benchmark applications when they are executed till completion using SynFull [42].
SynFull provides detailed performance simulations covering a range of application without the
need for running lengthy full-system simulation. SynFull extracts the statistical interactions for
real applications. This interaction could be between core-to-core or memory to core and it extracts
the traffic depending on the mapping of the cores. It extracts the probability and utilization of
different links in the network that can be used in the simulations to generate the traffic based on
the statistical characteristics. It simulates traffic according to the real task mapped to the system.
The traffic patterns are mapped to a 64-core environment, the cores are divided into clusters such
that each cluster contains one memory core and 3 OoO cores. Similarly, a 4-chip environment with
64 cores on each chip, the 256 cores are divided into clusters and mapped such that each cluster
consists of 4 memory cores and 12 OoO cores. Three threads of the same application are then
executed on the single chip and twelve threads are run on 4-chip system such that certain portion
of a thread is run on each core in a cluster and the memory cores are shared among the threads.
Since, the network is not saturated in the case of application specific traffic pattern in steady-state,
the performance is best represented by the average packet latency and average packet energy.
Fig. 19 shows the average packet latency for a graphene-based single chip All Wireless
architecture along with the wireline architectures wired mesh and folded torus for different
application-specific traffic patterns. It can be seen from the Fig. 19 that All wireless architecture
has the lowest latency for all the applications. However, the reduction in the average packet latency
varies for different applications as different applications have different traffic load. The average
packet latency for an All wireless architecture is on an average about 1.59x and 1.8x times lower
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Fig. 19. Average Packet Latency for Application specific traffic for different single-chip
architectures
than the folded torus architecture and mesh architecture respectively. The hop counts provided in
Table I correlates with the latency characteristics for different architectures, lower the hop count
better the performance. The proposed architecture has lowest hop count, hence lowest latency.

Average Packet Energy(nJ)

Mesh

Folded Torus

AW_Wireless

4
3.5
3
2.5
2
1.5
1
0.5
0

Fig. 20. Average Packet Energy for Application specific traffic for different single-chip
architectures
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The lower average hop counts and presence of more number of wireless links in the All wireless
architecture makes it stand out from the wireline mesh architectures.
Fig 20 shows average packet energy for Mesh, Folded Torus and All wireless architecture
It can be observed from Fig. 20 that the average packet energy is lowest for All wireless
architecture and is 3.8x and 4.5x times lower than the folded torus and mesh based architecture.
The reduction in energy in an All wireless architecture is due to the use of multiple low power
graphene-based wireless links. The use of low power graphene enabled wireless links and the
adopted FDMA enabled phase-based protocol in All wireless architecture provides significant
benefits in terms of average packet energy and average packet latency in a single chip system.
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Fig. 21. Average Packet Latency for Application specific traffic for All Wireless and
wireline Mesh based 4-chip architecture
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Similarly, a 4-chip system is also evaluated for the proposed All wireless topology and
compared with wireline mesh architecture. Fig. 21 shows the average packet latency for All
wireless 4-chip system compared to a wireline mesh architecture. It can be seen on an average the
average packet latency in an All wireless architecture is reduced by about half. Such improvements
are seen due to the reduction in the average hop count as in the case of the single-chip system.
Fig. 22 shows the average packet energy for All wireless architecture in comparison with the
wireline mesh architecture. The benefits of an All wireless architecture is reflected in Fig. 22 as
the average packet energy reduces by about 6.8x times than the wireline mesh architecture.
Compared to the single chip performance, the performance gains for a 4-chip system are higher.
In a multichip system the chip-to-chip interconnection becomes the bottleneck, by providing low
power multiple wireless links for chip-to-chip communication the performance is found to increase
significantly.

Average Packet Energy(nJ)

Mesh

AW_Wireless

7
6
5
4
3
2
1
0

Fig. 22. Average Packet Energy for Application specific traffic for All Wireless and wireline
Mesh based 4-chip architecture
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4.6.5 Performance Comparison of a single chip All Wireless system with Fully
Connected Wireless System
In this section, the proposed All wireless approach is compared for performance with a
fully connected wireless architecture discussed in chapter 3. The performance of the two
architectures are evaluated for uniform random synthetic traffic pattern. Fig. 23 shows the peak
bandwidth per core for two architectures and it can be observed that the All wireless architecture
outperforms the Fully connected wireless architecture in terms of bandwidth and is about 25x times
higher. The improvement in bandwidth in an All wireless architecture is due to the simultaneous
concurrent links enabled the architecture compared to the single wireless links of a fully connected
wireless architecture. Moreover, the performance of a fully connected wireless architecture is
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Fig. 23. Peak achievable bandwidth per core for Fully connected wireless and All wireless single
chip system
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Fig. 24 shows the latency characteristics for both the architectures, the All wireless
architecture shows lower latency at higher injection load while at lower injection load the
performance of the fully connected wireless architecture is slightly lower than the All wireless
architecture. The single hop links in a fully connected wireless architecture reduces the latency at
lower injection loads. However, as the injection load increases the waiting period for the token
access between cores dominates the latency than the single hop links in a fully connected wireless
architecture. Hence, the performance of a Fully connected wireless architecture degrades at higher
injection load and will not be able to provide higher bandwidth.
Fig. 25 shows the average packet energy for an All wireless and a Fully connected wireless
architecture. It can be observed that the average packet energy of an All wireless architecture is
3.68x times lower than the fully connected wireless architecture. The reduction in the average
packet energy is due to the simultaneous concurrent links provided by the All wireless architecture
compared to the single wireless links of a fully connected wireless architecture.
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Fig. 24. Average packet latency for Fully connected wireless and All wireless single chip system
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Fig. 25. Average Packet Energy for Fully connected wireless and All wireless single chip system
The proposed All wireless architecture outperforms the Fully connected wireless architecture in
terms of peak achievable bandwidth, average packet latency and average packet energy. Hence, it
can be seen that novel design in MAC is needed to effectively utilize the physical bandwidth
benefits of THz communication and low power benefits of the graphene-based antennas.

4.6.6 Comparative Performance Analysis of a 4-chip All Wireless System with
Emerging Alternatives
In this section, performance of 4-chip system with All wireless architecture is compared
with few other emerging alternatives multichip integration technologies. Some of the few
emerging technologies such as mm-wave inter-chip wireless, CNT-based inter-chip wireless and
photonic inter-chip wireless interconnections are considered for comparison with the proposed All
wireless graphene-based inter-chip architecture. The antennas in a mm-wave architecture is
deployed on the edges such that farthest apart cores are connected using point-to-point wireless
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links by folding the edges on horizontal, vertical and diagonal directions. All mm-wave
transceivers are assumed to operate in 60GHz frequency and they access the wireless channel using
a token passing protocol to enable a contention-free channel access [31]. A small world based
architecture using novel antenna technology like Carbon Nanotube (CNT) based nano antennas
operating in multiple THz frequency bands [12][31] is compared to the proposed All wireless
architecture.
Another enabling technology for chip-to-chip communication is the off-chip photonic
interconnects [24]. In photonic multichip system the communication happens through high
bandwidth photonic interfaces with intra-chip NoCs with each chip [24]. The switches on the edge
of each chip are connected through a single waveguide. Each chip consists of 4 photonic interfaces
and a waveguide with 16-way Wavelength Division Multiplexing (WDM) channels. The
energy/bit for a single point-to-point link and possible aggregate physical bandwidth provided by
each of these technologies are summarized in Table II.

Table II: Energy per bit for a single point-to-point link and possible aggregate bandwidth for
different interconnect technologies
mm-Wave

based CNT-based

Wireless Inter-chip Wireless
Interconnect [31]

Photonic
Inter- Inter-chip

Graphenebased Wireless

chip Interconnect Interconnect

Inter-chip

[12]

[24]

Interconnect

Energy

2.3pJ/bit

0.48pJ/bit

0.43pJ/bit

0.048pJ/bit

Aggregate

16Gbps

160Gbps

160Gbps

100Gbps

Bandwidth
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The Energy/bit is lowest for the graphene-based interconnects. The bandwidth of CNTbased and Photonic interconnects are 160Gbps and the bandwidth considered for graphene
interconnects in THz band in this work is 100 Gbps. However, recent research in [48] have shown
that a higher bandwidth can be considered for graphene-based THz band antennas.
Fig. 26 shows the peak bandwidth per core and overall system average packet energy for
4-chip systems with these different interconnect technologies. It can be seen that, mm-Wave
system has the lowest bandwidth per core and highest average packet energy among all the
configurations considered here. This is because only a single transmitter can access the wireless
channel at any given instant of time and it also has the highest energy consumption per bit. The
physical bandwidth available for mm-wave wireless system is low compared to other technologies
and this reflects in the system performance. The other emerging technologies show similar
performance to that of the proposed architecture in terms of peak bandwidth and average packet
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Fig. 26. Comparative evaluation of 4-chip system with emerging alternatives
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energy. Although CNT based system have bandwidth slightly higher than the photonic and
proposed architecture. However, in future with higher bandwidth consideration in graphene-based
interconnects the proposed graphene-based interconnects can be expected to improve the
performance. Further the CNT-based system requires precise placement of antennas and are prone
to manufacturing faults due to its linear structure. Photonic based system requires physical layout
of the waveguides and this adds to the area overhead. The graphene-based antennas with its
extremely low power consumption, lesser area and scope for bandwidth improvement can be a
promising solution for multichip integration in the future.

.
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Chapter 5

Conclusions and Future Work

In this thesis, design of interconnection fabric for intra and inter-chip system using novel
graphene-based antennas in THz band has been discussed. Graphene structures operating in THz
band can provide a higher data rate and improve the performance significantly. Further, increasing
the wireless links in a system can bring performance gains. Hence, to investigate the feasibility of
equipping every core with a wireless interface initially a fully connected wireless Network-onchip architecture is evaluated. The drawbacks due to the use of a token-based network in a fully
connected network is addressed by presenting a novel design based on the combination of FDMA
and phase-based protocol. The design is extended for a multichip system and the performance of
both intra and inter-chip communication is evaluated using system level simulations for different
traffic patterns. From the system evaluation, it is shown that the performance of such systems is
improved, also the results show significant gains and energy efficiency can be achieved in on-chip
and multichip data transmission. The proposed All Wireless design improve the bandwidth,
reduces the latency and energy consumption when comparted to the state-of-the-art intra and interchip systems. The impact of intra-chip communication in a multichip system is found to be less
compared to the inter-chip communication. The savings in average packet energy for a multichip
system is found to be much higher than the single-chip case as the chip to chip wired links are
replaced by the low power wireless links. The relative gain of All wireless architecture with the
wired counterparts for a multichip system is higher than that of a multicore system. This indicates
the benefits of using wireless interconnects in multichip system more promising in the future. The
All wireless architecture discussed in this thesis can be scaled for a larger multicore system but
would require more frequency bands. The scope of this thesis is limited to single-chip and a 4-chip
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system with 64 cores in each chip. In future, this design can be extended to a larger single-chip
system. However, some innovation in the architecture is required to extend the design for a
multichip system with different configuration of chips. Several challenges are present in
fabrication of graphene structures and implementation of complex MAC, further investigation is
required in these areas. A thorough wireless link budget analysis can be performed in the future
with consideration of factors affecting the performance in on-chip environment. The physical
bandwidth obtained from the THz band antennas considered in this work is 100Gbps, however
recent research with graphene-based devices have shown that it is possible to achieve very high
bandwidth in THz band. In future, with higher physical bandwidth consideration, the performance
of the proposed architecture can be expected to improve further.
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